TX-0 in Verilog, with console panel

This is a project by Angelo Papenhoff.